Ensure Chisel-based Verilog generation works reliably in clean and repeated runs by creating nested output directories, using unique temporary project directories, and propagating failures through the CLI exit code.
Co-authored-by: Cursor cursoragent@cursor.com